74ACTQ827 Quiet Series™ 10-Bit Buffer/Line Driver with 3-STATE Outputs

FAIRCHILD

SEMICONDUCTOR TM

74ACTQ827 Quiet Series[™] 10-Bit Buffer/Line Driver with 3-STATE Outputs

General Description

The ACTQ827 10-bit bus buffer provides high performance bus interface buffering for wide data/address paths or buses carrying parity. The 10-bit buffers have NOR output enables for maximum control flexibility. The ACTQ827 utilizes Fairchild Quiet Series™ technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.


Features

- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Improved latch-up immunity
- Outputs source/sink 24 mA
- Functionally and pin-compatible to AMD's AM29827
- Has TTL-compatible inputs

Ordering Code:

Order Number	Package Number	Package Description					
74ACTQ827SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body					
74ACTQ827SPC N24C 24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-100, 0.300" Wide							
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code							

Logic Symbols



Connection Diagram

Pin Assignment for DIP and SOIC					
0E1-		24	-v _{cc}		
D ₀ —	2 :	23	-0 ₀		
D1-	3	22	-0 ₁		
$D_2 -$	4	21	-0 ₂		
D3 -	5 :	20	-0 ₃		
D4-	6	19	-0 ₄		
D ₅ —	7	18	-0 ₅		
D ₆ —	8	17	-0 ₆		
D7 -	9	16	-0 ₇		
D ₈ —	10	15	-0 ₈		
D ₉ —	11	14	-0 ₉		
GND —	12	13	- OE2		

Pin Descriptions

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	Output Enable
D ₀ -D ₉	Data Inputs
O ₀ -O ₉	Data Outputs


FACT™, Quiet Series™, FACT Quiet Series™ and GTO™ are trademarks of Fairchild Semiconductor Corporation.

Functional Description

The ACTQ827 line driver is designed to be employed as memory address driver, clock driver and bus-oriented transmitter/receiver. The devices have 3-STATE outputs controlled by the Output Enable (\overline{OE}) pins. When the \overline{OE} is LOW, the device is transparent. When \overline{OE} is HIGH, the device is in 3-STATE mode.

Function Table

[Inputs		Outputs	Function
ſ	OE D _n		On	
Ī	L	Н	Н	Transparent
	L	L	L	Transparent
	Н	Х	Z	High Z



Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC})	-0.5V to +7.0V
DC Input Diode Current (IIK)	
$V_{1} = -0.5V$	–20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (VI)	-0.5V to V _{CC} + 0.5V
DC Output Diode Current (I _{OK})	
$V_0 = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	–0.5V to V_{CC} + 0.5V
DC Output Source	
or Sink Current (I _O)	± 50 mA
DC V _{CC} or Ground Current	
per Output Pin (I_{CC} or I_{GND})	\pm 50 mA
Storage Temperature (T _{STG})	-65°C to +150°C
DC Latch-Up Source	
or Sink Current	\pm 300 mA

Junction Temperature (T_J) PDIP

Recommended Operating Conditions

Supply Voltage (V _{CC})	4.5V to 5.5V
Input Voltage (V _I)	0V to V_{CC}
Output Voltage (V _O)	0V to V_{CC}
Operating Temperature (T _A)	$-40^\circ C$ to $+85^\circ C$
Minimum Input Edge Rate $\Delta V/\Delta t$	125 mV/ns
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of FACT™ circuits outside databook specifications.

DC Electrical Characteristic

Cumbal	Parameter Minimum HIGH Level	V _{cc}	T _A = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Unite	O an allular a
Symbol		(V) 4.5	Тур	Gu	aranteed Limits	Units	Conditions
VIH			1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0		or $V_{CC} - 0.1V$
VIL	Maximum LOW Level	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8		or $V_{CC} - 0.1V$
V _{OH}	Minimum HIGH Level	4.5	4.49	4.4	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.49	5.4	5.4		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		3.86	3.76	V	I _{OH} = -24 mA
		5.5		4.86	4.76		$I_{OH} = -24 \text{ mA}$ (Note 2
V _{OL}	Maximum LOW Level	4.5	0.001	0.1	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.001	0.1	0.1		
							$V_{IN} = V_{IL} \text{ or } V_{IH}$
		4.5		0.36	0.44	V	I _{OL} = 24 mA
		5.5		0.36	0.44		I _{OL} = 24 mA (Note 2)
I _{IN}	Maximum Input	5.5		±0.1	±1.0	μA	$V_I = V_{CC}, GND$
	Leakage Current						
I _{OZ}	Maximum 3-STATE	5.5		±0.5	±5.0	μΑ	$V_I = V_{IL}, V_{IH}$
	Current						$V_0 = V_{CC}, GND$
I _{CCT}	Maximum I _{CC} /Input	5.5	0.6		1.5	mA	$V_I = V_{CC} - 2.1V$
I _{OLD}	Minimum Dynamic	5.5			75	mA	V _{OLD} = 1.65V Max
I _{OHD}	Output Current (Note 3)	5.5			-75	mA	V _{OHD} = 3.85V Min
I _{CC}	Maximum Quiescent	5.5		8.0	80.0	μA	$V_{IN} = V_{CC}$
	Supply Current						or GND
V _{OLP}	Quiet Output	5.0	1.1	1.6V		V	Figure 1, Figure 2
	Maximum Dynamic V _{OL}						(Note 4)(Note 5)
V _{OLV}	Quiet Output	5.0	-0.6	-1.3		V	Figure 1, Figure 2
	Minimum Dynamic V _{OL}						(Note 4)(Note 5)
V _{IHD}	Minimum HIGH Level	5.0	1.9	2.0		V	(Note 4)(Note 6)
	Dynamic Input Voltage						
V _{ILD}	Maximum LOW Level	5.0	1.2	0.8		V	(Note 4)(Note 6)
	Dynamic Input Voltage						

74ACTQ827

140°C

DC Electrical Characteristic (Continued)

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: DIP package.

Note 5: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 6: Max number of data inputs (n-1) inputs switching 0V to 3V (ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold. (V_{HD}), f = 1 MHz.

AC Electrical Characteristics

	Parameter	V _{cc}	$T_A = +25^{\circ}C$ $C_L = 50 \text{ pF}$			$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$ $C_L = 50 \text{ pF}$		Units
Symbol		(V)						
		(Note 7)	Min	Тур	Max	Min	Max	
t _{PHL}	Propagation Delay	5.0	2.5	5.6	8.0	2.5	9.0	ns
t _{PLH}	Data to Output							
t _{PZL} t _{PZH}	Output Enable Time	5.0	3.0	7.1	10.0	3.0	11.0	ns
t _{PHZ} t _{PLZ}	Output Disable Time	5.0	1.0	5.8	8.0	1.0	8.5	ns
t _{OSHL}	Output to Output	5.0		0.5	1.5		1.5	ns
t _{OSLH}	Skew (Note 8)							
	Data to Output							

Note 7: Voltage Range 5.0 is 5.0V ± 0.5 V.

Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSHL}) or LOW to HIGH (t_{OSLH}). Parameter guaranteed by design. Not tested.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
CIN	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	82	pF	$V_{CC} = 5.0V$

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator

PC-163A Test Fixture

Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500 Ω .
- Deskew the HFS generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. It is important to deskew the HFS generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.
- Set the HFS generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and effect the results of the measurement.
- Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with an oscilloscope.



Note 9: V_{OHV} and V_{OLP} are measured with respect to ground reference. Note 10: Input pulses have the following characteristics: f = 1 MHz, t_f = 3 ns, t_{f} = 3 ns, t_{f}

FIGURE 1. Quiet Output Noise Voltage Waveforms

 V_{OLP}/V_{OLV} and V_{OHP}/V_{OHV} :

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50 Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the worst case transition for active and enable. Measure V_{OHP} and V_{OHV} on the quiet output during the worst case active and enable transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

VILD and VIHD:

- Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- First increase the input LOW voltage level, V_{IL}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input LOW voltage level at which oscillation occurs is defined as V_{ILD}.
- Next decrease the input HIGH voltage level, V_{IH}, until the output begins to oscillate or steps out a min of 2 ns. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.






FIGURE 2. Simultaneous Switching Test Circuit

74ACTQ827

www.fairchildsemi.com





74ACTQ827 Quiet Series™ 10-Bit Buffer/Line Driver with 3-STATE Outputs

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.